

| | |
|---|---|
| Position (Job Title) :- VLSI Design Engineer | Reporting To :- HOD/ Director |
| Department :- R&D Office | Experience in Years :- 2 TO 3 |
| Location :- Pune | Qualification:- BE/ME (Electronics) |
| Core Responsibilities:- | <ul style="list-style-type: none"> • Experience on FPGA preferably on Xilinx Spartan 6/3E/ Zynq. • RTL CODING USING Verilog, preferably verilog. • Experience in coding, test and debug of module and subsystem-level designs using industry standard EDA simulation tools. • (such as Modelism, Verilog-XL/NC, etc) • Experience in FPGA implementation such as synthesis layout, place & route and timing analysis using industry standard EDA tools • Experience in USB 2.0/3.0, DDR3, Ethernet etc • Experience with successful board and system-level bring up of the lab using latest test equipment (Oscilloscopes, logic analyzers etc) • Experience in schematic designing of FPGA boards. |